This company is committed to hiring Veterans

A&MS Layout Design Engr, II

This job is no longer active. View similar jobs.

POST DATE 9/19/2017
END DATE 2/15/2018

Synopsys Hillsboro, OR

Hillsboro, OR
AJE Ref #
Job Classification
Full Time
Job Type
Company Ref #
Mid-Career (2 - 15 years)


Responsible for designing physical layout of custom analog and digital blocks for multi-Gb/s SERDES IP

* In depth familiarity with layout of analog and mixed signal CMOS circuits

* Exposure to SERDES subcircuit layout (i.e. RX, TX, PLL, etc )

* Design for porting (i.e. design so as to enable ease moving layout across multiple foundry nodes)

* Knowledge of signal integrity issues (i.e. clock/data routes, differential routing, shielding)

* Aware of layout techniques to mitigate ESD, latchup

* Familiarity with custom digital layout (i.e. high speed logic paths)

* Knowledge of design for reliability (i.e. EM, IR, etc )

* Knowledge of layout effects (i.e. matching, reliability, proximity effects, etc )

* Layout tool: Custom Designer (similar to Cadence)

* Verification tools: Hercules, ICV, Star-RCXT

* Exposure to scripting (i.e. TCL, PERL, etc )


You will be part of a layout team developing physical layout of high speed analog integrated circuits. As mixed-signal layout engineer you will be exposed to SerDes PHY layout for PCIe, SATA, XAUI, and other protocols. As a designer of IP layout, circuits will be constructed so as to facilitate porting to multiple process nodes. Our environment is best in class with a full suite of IC design tools supplemented by custom, in-house tools supported by an experienced software/CAD team.
Typically requires a minimum of 2 years of related experience. Developing professional expertise, applies company policies and procedures to resolve a variety of issues. Has working knowledge of work area and general proficiency with tools, systems, and procedures required to accomplish the job. Exercises judgment within defined procedures and practices to determine appropriate action. Receives general instructions on routine work, detailed instructions on new assignments. Implementations and solutions are reviewed for accuracy and overall adequacy. Builds productive internal/external working relationships. Contacts are primarily within business unit and occasional organizational and external customer contacts on routine matters.


Synopsys, Inc. is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software quality and security solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products.
See more at:

Company Size:
5,001-10,000 Employees
Social Media:
690 E. Middlefield Road
Mountain View, CA 94043